

N- and P-Channel Enhancement-Mode Dual MOSFET

Features

- Low threshold
- ▶ Low on-resistance
- Low input capacitance
- Fast switching speeds
- Freedom from secondary breakdown
- Low input and output leakage
- Independent, electrically isolated N- and P-channels

Applications

- Medical ultrasound transmitters
- High voltage pulsers
- Amplifiers
- Buffers
- Piezoelectric transducer drivers
- General purpose line drivers
- Logic level interface

General Description

The Supertex TC2320 consists of a high voltage, low threshold N- and P-channel MOSFET in an 8-Lead SOIC package. This low threshold enhancement-mode (normallyoff) transistor utilizes an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

	Device	8-Lead SOIC (Narrow Body) 4.90x3.90mm body, 1.75mm height (max)		/BV _{DGS} V)	$egin{aligned} oldsymbol{R}_{DS(ON)}\ (max)\ (\Omega) \end{aligned}$			
		1.27mm pitch	N-Channel	P-Channel	N-Channel	P-Channel		
	TC2320	TC2320TG-G	200	-200	7.0	12		

⁻G indicates package is RoHS compliant ('Green')





Absolute Maximum Ratings

Abootato maximum ratingo									
Parameter	Value								
Drain-to-source voltage	BV _{DSS}								
Drain-to-gate voltage	BV _{DGS}								
Gate-to-source voltage	±20V								
Operating and storage temperature	-55°C to +150°C								
Soldering temperature*	+300°C								

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



Product Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number
____ = "Green" Packaging

Package may or may not include the following marks: Si or

8-Lead SOIC (TG)

^{*} Distance of 1.6mm from case for 10 seconds.


N-Channel Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions		
BV _{DSS}	Drain-to-source breakdown voltage	200	-	-	V	$V_{GS} = 0V, I_{D} = 100 \mu A$		
V _{GS(th)}	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$		
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	-	-4.5	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$		
I _{GSS}	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
		-	-	1.0	μA	V _{GS} = 0V, V _{DS} = 100V		
I _{DSS}	Zero gate voltage drain current	-	-	10.0	μA	$V_{GS} = 0V,$ $V_{DS} = Max rating$		
		-	-	1.0	mA	$V_{GS} = 0V$, $T_A = 125^{\circ}C$ $V_{DS} = 0.8$ Max Rating		
	On state drain current	0.6	-	-		$V_{GS} = 4.5V, V_{DS} = 25V$		
I _{D(ON)}	On-state drain current	1.2	-	-	A	$V_{GS} = 10V, V_{DS} = 25V$		
В	Static drain-to-source on-state	-	-	8.0	Ω	V_{GS} = 4.5V, I_{D} = 150mA		
R _{DS(ON)}	resistance	-	-	7.0	12	V _{GS} = 10V, I _D = 1.0A		
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.0	%/°C	$V_{GS} = 4.5V, I_{D} = 150mA$		
G _{FS}	Forward transconductance	150	-	-	mmho	$V_{DS} = 25V, I_{D} = 200 \text{mA}$		
C _{ISS}	Input capacitance	-	-	110		V _{GS} = 0V,		
C _{oss}	Common source output capacitance	-	-	60	pF	$V_{DS} = 25V,$		
C _{RSS}	Reverse transfer capacitance	-	-	23		f = 1.0MHz		
t _{d(ON)}	Turn-on delay time	-	-	20				
t,	Rise time	-	-	15	no	V _{DD} =25V,		
t _{d(OFF)}	Turn-off delay time	-	-	25	ns	$I_D = 150 \text{mA},$ $R_{GEN} = 25 \Omega$		
t _f	Fall time	-	-	25				
V _{SD}	Diode forward voltage drop	-	-	1.8	V	V _{GS} = 0V, I _{SD} = 200mA		
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = 200mA		
Notes:	<u> </u>							

Notes:

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

N-Channel Switching Waveforms and Test Circuit




P-Channel Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions			
BV _{DSS}	Drain-to-source breakdown voltage	-200	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$			
V _{GS(th)}	Gate threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA			
$\Delta V_{GS(th)}$	Change in $V_{\text{GS(th)}}$ with temperature	-	-	4.5	mV/°C	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA			
I _{GSS}			-	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$			
		-	-	-10	μA	$V_{GS} = 0V$, $V_{DS} = Max rating$			
l _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	$V_{GS} = 0V$, $T_A = 125$ °C, $V_{DS} = 0.8$ Max Rating			
	On state drain current	-0.25	-0.7	-	^	$V_{GS} = -4.5V, V_{DS} = -25V$			
I _{D(ON)}	On-state drain current	-0.75	-2.1	ı	Α	V _{GS} = -10V, V _{DS} = -25V			
В	Static drain-to-source on-state	-	10	15	Ω	$V_{GS} = -4.5V, I_{D} = -100mA$			
R _{DS(ON)}	resistance	-	8.0	12	1 12	$V_{GS} = -10V, I_{D} = -200 \text{mA}$			
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	1.7	%/°C	V _{GS} = -10V, I _D =-200mA			
G _{FS}	Forward transconductance	100	250	-	mmho	$V_{DS} = -25V, I_{D} = -200mA$			
C _{iss}	Input capacitance	-	75	125		V _{GS} = 0V,			
C _{oss}	Common source output capacitance	-	20	85	pF	$V_{DS} = -25V,$			
C _{RSS}	Reverse transfer capacitance	-	10	35		f = 1.0MHz			
t _{d(ON)}	Turn-on delay time	-	-	10					
t _r	Rise time	-	-	15	-	$V_{DD} = -25V,$			
t _{d(OFF)}	Turn-on delay time		-	20	ns	$I_{D} = -0.75A,$ $R_{GEN} = 25\Omega$			
t _f	Fall time	-	-	15		OLIV			
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = -0.5A			
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = -0.5A			

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

P-Channel Switching Waveforms and Test Circuit



8-Lead SOIC (Narrow Body) Package Outline (TG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	I	Α	A 1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*	1.27 BSC - 0.50	0.25	0.40			0 °	5 °
Dimension (mm)	NOM	-	-	-	-	4.90	6.00	3.90		-	-		0.25 BSC	-	-
()	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 º	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only. **Drawings are not to scale.**

Supertex Doc. #: DSPD-8SOLGTG, Version H101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

